

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

| A1

(11) International Publication Number:

WO 97/20300

. .

(43) International Publication Date:

5 June 1997 (05.06.97)

(21) International Application Number:

PCT/KR96/00226

(22) International Filing Date:

30 November 1996 (30.11.96)

(30) Priority Data:

G09G 3/28

1995/45455

30 November 1995 (30.11.95) KR

(81) Designated States: CN, JP, US, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published


With international search report.

(71) Applicant (for all designated States except US): ORION ELECTRIC CO. LTD. [KR/KR]; 165, Gongdan-dong, Gumi-si, Kyungsangbuk-do 730-030 (KR).

(72) Inventors; and

- (75) Inventors/Applicants (for US only): KWON, Oh, Kyong [KR/KR]; 19-307, Changmi Apartment, Shincheon-dong, Songpa-ku, Seoul 138-240 (KR). NA, Young, Sun [KR/KR]; 1401-2, 4 Ga Geumho-dong, Sungdong-ku, Seoul 133-094 (KR). HYUN, Chang, Ho [KR/KR]; 2-31, Hongpa-dong, Chongro-ku, Seoul 110-092 (KR). HER, Gun, Mu [KR/KR]; 101-803, Dosihwamyung Green Apartment, Hwamyung-dong, Buk-ku, Busan 616-120 (KR).
- (74) Agent: LEE, Jung, Hoon; Shin-A Building, 4th, 5th & 6th floors, 39-1, Seosomun-dong, Chung-ku, Seoul 100-752 (KR).

(54) Title: FLAT DISPLAY DATA DRIVING DEVICE USING LATCH TYPE TRANSMITTER



(57) Abstract

A flat display driving device includes a gate driving circuit for sequentially and selectively applying a high voltage to a plurality of gate lines to drive them; a data driving circuit which includes a shift register for sequentially inputting one line of pixel data, a current source array which inputs one line of pixel data from the shift register, generates one line of current signals corresponding to each logic value of the pixel data and applies one line of current signals to the data lines and a latch type transmission array connected between the shift register and the current source array, for adjusting the supply time of one line of pixel data to be applied to the current source array, thereby driving the pixels on one horizontal line of the field emission display by the current signals for a predetermined time period; and a control circuit which processes a video signal into a series type of pixel data, supplies it to the data driving circuit and generates control signals required for the data driving circuit and gate driving circuit.

PCT/KR96/00226

FLAT DISPLAY DATA DRIVING DEVICE USING LATCH TYPE TRANSMITTER

TECHNICAL FIELD

WO 97/20300

5

10

15

20

25

30

35

The present invention relates to a data driving device using a latch type transmission gate applicable to flat display driving devices for current driving.

BACKGROUND ART

One example of the flat displays for current driving is a Field Emission Display (hereinafter referred to as an "FED"), and the present invention proposes an improved data driving device of the field emission display using a passive matrix addressing method.

What has been spot-lighted as a flat display is a Liquid Crystal Display (LCD), which displays image by interrupting beam from the light source using liquid. The driving method thereof is largely divided into a passive matrix addressing method and an active matrix addressing method. The passive matrix addressing method of the LCD is that different voltages are applied to the upper and lower plates of the glass substrate of the LCD, respectively, thus inputting the data to the pixel at the crossing point. This method has a disadvantage in that the adjacent pixels of the designated pixel are also affected and thus a compensating circuit for fine picture is required, resulting in a complicated driving device. The active matrix addressing method is that one pixel has a cell transistor and a capacitor and one pixel is continuously driven by the previous pixel data until the following pixel data is input, and this method permits an improved definition and a simplicity of the driving device. However, the active matrix addressing method is disadvantageous in that it requires a plurality of transistors and capacitors on the glass substrate of the LCD, thus resulting in a complicated manufacturing process and low yield. The LCD now occupies the largest part of the flat display market. However, it has some problems in that only several percentage of light

from the light source actually affects the picture, resulting in greater power consumption and difficulty in large-scale area. Also, since semi-liquid material (liquid crystal) is used, the LCD is sensitive to the temperature change, weak in input, has a dark picture and a limit in resolution. In order to solve these problems, research is being conducted on the FED as a substitute flat display. The FED displays picture in a similar manner as the cathode-ray tube which displays image using the emitted electrons. However, the FED is different from the cathode-ray tube in that the FED uses Cold Electron Emission while the cathode-ray tube uses Thermal Electron Emission.

10

15

20

25

30

In FED, the field emission elements which emit electrons are placed at every pixel and the electrons from the field emission elements are collided with the electrode doped with fluorescent film, thus displaying the image. The FED is now being spot-lighted as a next generation flat display which can solve the above problems of the LCD.

The FED can integrate several hundreds or several thousands of field emission elements to form one pixel. Each of the field emission elements constituting the pixel of the FED has a cathode 12 connected to a cathode electrode 10, a gate electrode 14 separately arranged over the cathode 12 by a predetermined interval, and a positive plate 18, as shown in Fig. 1. The rear surface of the positive plate 18 is doped with a fluorescent film 16. The fluorescent film 16 generates light corresponding to the amount of the collided electrons, thus enabling the display of the image. The positive plate 18 serves to attract the electrons emitted from the cathode 12 and is made to be transparent so that the light from the fluorescent film 16 can be transmitted. The cathode 12 is of the horn type with a pointed part and emits electrons from the pointed part thereof by the driving power from the cathode electrode 10. The gate electrode 14 has a hole to expose the pointed part of the cathode 12. The gate electrode 14 makes the electrons to be emitted from the cathode 12 by the high voltage lower than the voltage applied to the positive plate 18, and the positive plate 18

applied with the high voltage accelerates the electrons emitted by the gate electrode 14 to the positive plate 18.

Fig. 2 illustrates a passive matrix driving device according to a prior art. Referring to Fig. 2, gate driving circuits 22a, 22b and 22c are connected to gate lines 14a, 14b and 14c, and cathode driving circuits 24a to 24e are connected to cathode lines 10a to 10e. At the crossing points of the gate lines 14a to 14c and cathode lines 10a to 10e, horn type of field emission elements 12 as shown in Fig. 1 are arranged. A plurality of field emission elements 12 are integrated to constitute one pixel. However, for the convenience of description, it is assumed that one field emission element 12 constitutes one pixel. Thus, Fig. 2 shows the FED having 3 x 5 pixels and the driving device thereof.

10

15

20

25

30

35

Another method for driving the FED, i.e. the active matrix addressing method is disclosed in U.S. Patent No. 5,210,427 of Micron Technology Inc. In the active matrix addressing method of the Micron Technology Inc., transistors are connected to each pixel shown in Fig. 2 and the pixel holds the data applied thereto until the following data is applied thereto in a similar manner as the active matrix addressing method of the LCD. The active matrix method of the Micron Technology Inc. addressing advantageous in that the transistors of each pixel operate at a lower voltage and the control circuit has a simple structure. However, each pixel requires a plurality of resulting in a complicated manufacturing transistors, compared therewith, the passive As process. addressing method of the FED has a simple manufacturing process. However, since it does not have the transistor and capacitor per pixel, the emission of the electrons from one limited by the length of the pulse which is sequentially scans the data lines which are crossed with one gate line applied with a high voltage. The degree of the light emitted by the electrons collided with the fluorescent film 16 doped at the positive plate 18 relates to the amount of the emitted electrons and the energy of the emitted

electrons reached the positive plate 18. Since the scan pulse of the cathode lines 10a to 10e of the FED is determined depending upon the system, the field emission element may not emit sufficient electrons during the above scan pulse length.

DISCLOSURE OF INVENTION

5

15

20

25

30

It is therefore, an object of the present invention to provide an improved flat display data driving device which can hold data and then transmit it for a predetermined time while the gate line is turned on, i.e. which can flexibly adjust the transmission time.

To achieve the above objects of the present invention, a flat display driving device of the present invention has a gate driving circuit for sequentially and selectively applying a high voltage to a plurality of gate lines to drive them; a data driving circuit which includes a shift register for sequentially inputting one line of pixel data, a current source array which inputs one line of pixel data from the shift register, generates one line of current signals corresponding to each logic value of the pixel data and applies one line of current signals to the data lines and a latch type transmission array connected between the shift register and the current source array, for adjusting the supply time of one line of pixel data to be applied to the current source array, thereby driving the pixels on one horizontal line of the field emission display by the current signals for a predetermined time period; and a control circuit which processes a video signal into a series type of pixel data, supplies it to the data driving circuit and generates control signals required for the data driving circuit and gate driving circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

These and various other features and advantages of the present invention will be readily understood with reference to the following detailed description taken in conjunction with the accompanying drawing, in which:

Fig. 1 is a diagram showing a configuration of a typical field emission element;

Fig. 2 is a schematic diagram showing a flat display driving device according to a prior art;

Fig. 3 is a block diagram showing a flat display driving device according to a preferred embodiment of the present invention;

Fig. 4 is a detailed diagram showing the pixel in Fig. 3;

10 Fig. 5 is a detailed diagram showing a latch type transmitter in Fig. 3; and

Fig. 6 is a timing diagram showing the operations of respective parts in Fig. 5.

15 BEST MODE FOR CARRYING OUT THE INVENTION

5

20

25

30

35

A preferred embodiment of the present invention will be discussed in detail with reference to the accompanying drawings.

Fig. 3 illustrates an FED driving device according to a preferred embodiment of the present invention. The FED driving device has a controller 30, a vertical driving unit 40 (or gate driving unit) and a horizontal driving unit 50 (or data driving unit).

The FED 60 has m x n pixels 61 to 69 arranged at m gate lines 401 to 403 and n data lines 501 to 504. Each of m x n pixels is comprised of a plurality of field emission elements as shown in Fig. 4. It is better that the more field emission elements are integrated on one pixel. However, each pixel must have an identical number of field emission elements.

Referring to Fig. 4, the pixel 61 has a gate electrode plate 61b connected to the gate line 401 and a cathode electrode plate 61a connected to the data line 501. The cathode electrode plate 61a is arranged to be isolated from the gate electrode plate 61b by a predetermined interval. A plurality of cathodes 61c are formed over the upper surface of the cathode electrode plate 61a, and each cathode 61c is of the horn type having a pointed part. The gate electrode

PCT/KR96/00226 WO 97/20300

plate 61b has holes 61d for exposing the pointed parts of the cathodes 61c.

In Fig. 4, if a current signal is applied from the data line 501 to the cathode electrode plate 61a while one gate line 401 is applied with high voltage, the electrons corresponding to the size of the current signal are emitted from the pointed parts of the cathodes 61c, and the emitted electrons are accelerated by the positive plate 18 (not shown in Fig. 4) and are collided to the fluorescent film 16 (not shown in Fig. 4) doped at the positive plate 18, thus emitting light.

10

15

20

25

30

Returning to Fig. 3, the vertical driving unit 40 has a first shift register 42, and a level shifter 44 for driving a high voltage source array 46 in response to the output signal of the shift register 42. The first shift register 42 generates m bits of digital output signal only one bit of which has a specific logic value "1" or "0". The specific logic value is shifted from a less significant bit of the m bits of output signal to the adjacent more significant bit every time when a horizontal synchronizing signal is applied to the shift register 42. The high voltage source which is driven by the output signal having the specific logic value supplies a high voltage to the gate line connected thereto of the m gate lines 401 to 403. By the operation of the first shift register 42 and high voltage source array 46, the m gate lines 401 to 403 sequentially and selectively maintain the high voltage for 1 horizontal period.

The vertical driving unit 40 further comprises a first level shifter array 44 connected between the first shift register 42 and the high voltage source array 46. The first level shifter array 44 serves to shift the voltage level of the m bits of output signal output from the first shift register 42 into the voltage level adequate to the high 35 voltage source array 46.

The horizontal driving unit 50 has a second shift register 52 which has a scan pulse and sequentially inputs the pixel data from the controller 30, and a latch type

transmission array 54 which sequentially inputs the pixel data from the second shift register 52 according to the scan pulse and transmits the pixel data for a predetermined time period. The second shift register 52 sequentially inputs serial type of pixel data from the controller 30 for a horizontal scan period.

The latch type transmission array 54 transmits the pixel data which is input according to a sequential pulse of the second shift register 52 for a time period corresponding to the width of the duration control pulse (DCP) applied from the controller 30.

A current source array 58 is driven while one line of pixel data is sequentially inputted from the latch type transmission array 54. Each of the current sources constituting the current source array 58 supplies the increased current according to the logic value of the pixel data to the data line connected thereto of n data lines 501 to 504.

15

20

25

30

35

The field emission elements constituting one pixel are collectively driven for the time period corresponding to the pulse width of the duration control pulse (DCP). The field emission elements adjust the amount of emitted electrons according to the size of the current signal.

That is, the pixels driven by the current source array 58 are driven by the pulse width of the duration control pulse for a predetermined time period, and the pulse width of the duration control pulse can be adjusted within the horizontal scan period. Thereby, a plurality of field emission elements constituting one pixel emit sufficient electrons corresponding to the pixel data.

A second level shifter array 56 connected between the latch type transmission array 54 and the current source array 58 serves to shifts the voltage level of the pixel data output from the latch type transmission array 54 into the voltage level adequate to the current source array 58.

Fig. 5 illustrates the latch type bit transmitter of the latch type transmission array of Fig. 3. The latch type bit transmitter inputs true-false and complement data latch

clocks DLC and /DLC and a duration control pulse DCP from the controller 30 and one bit of pixel data BPD-IN from the second shift register 52, as shown in Fig. 6. If the logic value of the pixel data BPD-IN is "0", the pixel data BPD-IN is 0 volts. In contrast, if the logic value of the pixel data BPD-IN is "1", the pixel data BPD-In maintains 5 volts. The latch type bit transmitter has a first control switch 70 for selectively transmitting the bit pixel data BPD-IN to a first node 71 and a latch circuit 80 connected between the first and second nodes 71 and 73. The first control switch 70 is selectively driven by the true-false and complement data latch clocks DLC and /DLC.

The first control switch 70 sequentially transmits gate 1 line pixel data by the second shift register 52 when the true-false data latch clock DLC maintains a logic "high" level, and one bit pixel data BPD-IN of the gate 1 line pixel data is transmitted to the first node 71.

15

20

25

30

The latch circuit 80 latches the pixel data on the first node 71 until the following pixel data is supplied to the first node 71. The latched pixel data is inverted and then transmitted via the second node 73. For this, the latch circuit 80 has third and fourth inverters 82 and 84 and a third control switch 86 between the first and second nodes 71 and 73.

The third inverter 82 inverts the pixel data on the first node 71 and the fourth inverter 84 inverts the pixel data on the second node 73. That is, the pixel data output from the fourth inverter 84 has an identical logic value to that on the first node 71. The third control switch 86 is driven by the true-false and complement data latch clocks DLC and /DLC in a complementary manner to the first control switch 70. That is, the third control switch 86 connects the output terminal of the fourth inverter 84 to the first node 71 to form a circulating loop of the third and fourth inverters 82 and 84 when the true-false data latch clock DLC is at a logic "low" level. While the circulating loop is formed, the third and fourth inverters 82 and 84 maintain the pixel data of the first node 71.

The latch type bit transmitter further comprises a second control switch 72 connected between the second and third nodes 73 and 75, a clear circuit 90 for clearing the data on the third node 75 and a first inverter 74 which inputs the data on the third node 75. The second control switch 72 selectively transmits the inverted pixel data on the second node 73 to the third node 75 in response to the duration control pulse DCP and the output signal of the second inverter 76. When the duration control pulse DCP is at the logic "high" level, the second control switch 72 transmits the inverted pixel data on the second node 73 to the third node 75. The second inverter 76 inverts the duration control pulse DCP and provides it to the second control switch 72.

10

15

20

25

30

35

The first to third control switches 70, 72 and 86 are transmission gates each formed by the parallel-connected NMOS transistor and PMOS transistor. The clear circuit 90 is driven by the duration control pulse DCP and the output signal of the second inverter 76 in a complementary manner to the second control switch 72. That is, when the duration control pulse DCP is at the logic "low" level, the output BPD-OUT becomes the logic Consequentially, while the pixel data is not outputted, i.e. when the duration control pulse DCP is "0", the clear circuit 90 clears the current of the current source so that the electrons cannot be emitted from the field emission elements. For this, the clear circuit 90 has first and second PMOS transistors 92 and 94 series-connected between a power supply voltage Vcc and the third node 75, and first and second NMOS transistors 96 and 98 series-connected between the third node 75 and a ground voltage Vss.

The duration control signal DCP is commonly applied to the gates of the first and second PMOS transistors 92 and 94 and second NMOS transistor 98, and an inverted duration control signal is applied to the gate of the first NMOS transistor 96. If the duration control signal DCP is at a logic "low" level, the first and second PMOS transistors 92 and 94 and the first NMOS transistor 96 are turned on, while

the second NMOS transistor 98 is turned off. Therefore, a current path is formed between the power supply voltage Vcc and the third node 75. Thus, the third node 75 generates a logic "high" signal. The output signal BPD-OUT becomes a logic "low" level, thus turning off the current source.

5

10

15

20

25

30

If the duration control signal DCP is at a logic "high" level, the first and second PMOS transistors 92 and 94 and the first NMOS transistor 96 are turned off, while the second NMOS transistor 98 is turned on. Thereby, the third node 75 maintains a high impedance state, enabling the input of the input voltage from the bit pixel data BPD-IN.

Consequentially, the reason why the clear circuit 90 is added to the latch type bit transmitter is to accurately control the amount of the electrons emitted from the field emission elements. That is, in the case that the latch type bit transmitter does not have the clear circuit 90, if the duration control signal DCP goes to the logic "low" level, the third node 75 maintains the high impedance state and the current source element is not accurately turned off by the charge remained at the parasitic capacitor between the gate and source of the current source element. Thereby, electrons may be irregularly emitted from the field emission elements even after the duration control signal DCP goes from the logic "high" state to the logic "low" state. In order to solve this problem, the clear circuit 90 is added to the latch type bit transmitter in the present invention.

Finally, the first inverter 74 inverts the data on the third node 75 and supplies the bit pixel data BPD-OUT as shown in Fig. 6 to the second level shifter array 56 shown in Fig. 3.

As described above, the flat display driving device of the present invention collectively drives a plurality of field emission elements by the current signal and adjusts the driving time of the pixel using the latch type transmitter, thus enabling sufficient driving of the pixels.

Therefore, it should be understood that the present invention is not limited to the particular embodiment disclosed herein as the best mode contemplated for carrying

out the present invention, but rather that the present invention is not limited to the specific embodiment described in this specification except as defined in the appended claims.

5

WHAT IS CLAIMED IS:

10

20

30

1. A flat display driving device wherein a plurality of data lines are arranged in parallel with one another in a vertical direction. A plurality of gate lines are arranged in parallel with one to another in a horizontal direction and a plurality of pixels are connected to said plurality of data lines and gate lines, and each pixel consists of a plurality of field emission elements, said flat display driving device comprising:

gate driving means for sequentially and selectively applying a high voltage to said plurality of gate lines to drive them:

data driving means including:

a shift register for sequentially inputting one line of pixel data;

a current source array which inputs said one line of pixel data from said shift register, generates one line of current signals corresponding to each logic value of said pixel data and applies said one line of current signals to said plurality of data lines; and

a latch type transmission array connected between said shift register and said current source array, for adjusting the supply time of said one line of pixel data to be applied to said current source array, thereby driving the pixels on one horizontal line of the flat display by said current signals for a predetermined time period; and

said the device further comprising control means which processes a video signal into a series type of pixel data, supplies it to said data driving means and generates control signals required for said data driving means and gate driving means.

2. The flat display driving device as claimed in claim 1, wherein said field emission elements constituting said pixel are commonly connected to said data line and thus if a current signal is supplied, simultaneously emit the electrons corresponding to the size of the current signal.

3. The flat display driving device as claimed in claim 1, wherein said latch type transmission array has latch type bit transmission circuits, each circuit comprising:

memory means for storing one bit of pixel data from said shift register;

a first control switch connected between said shift register and said memory means, for selectively latching said one bit of pixel data by a data latch clock output from said control means; and

a second control switch connected between said memory means and said current source array, for adjusting the supply time of said one bit of pixel data to be supplied to said current source array by a duration control pulse output from said control means.

15

5

4. The flat display driving device as claimed in claim 3, wherein said memory means comprises two inverters connected between said first and second control switches to form a circulating loop.

20

25

- 5. The flat display driving device as claimed in claim 4, wherein said memory means further comprises a third control switch which is connected between said two inverters and is driven by said data latch clock in a complementary manner to said first control switch, thus opening/closing said circulating loop.
- 6. The flat display driving device as claimed in claim 5, wherein said latch type bit transmission circuit further comprises buffer means connected between said second control switch and said current source array, for buffering said pixel data supplied from said second control switch.
- 7. The flat display driving device as claimed in claim 3, wherein said latch type bit transmission circuit further comprises initialization means which is driven by said duration control pulse in a complementary manner to said second control switch and initializes the pixel data to be

supplied to said current source array.

10

15

8. The flat display driving device as claimed in claim 7, wherein said latch type bit transmission circuit further comprises a level shifter connected between said initialization means, said second control switch and said current source array, for shifting the voltage level of the data from said initialization means and second control switch into the voltage level adequate to said current source array.

- 9. The flat display driving device as claimed in claim 8, wherein each of said first and second control switches includes parallel-connected NMOS transistor and PMOS transistor.
- 10. The flat display driving device as claimed in claim 7, wherein said initialization means comprises two seriesconnected NMOS transistors and two series-connected PMOS transistors which are connected in series to said seriesconnected NMOS transistors and thus supplies the output signal of high voltage or the output signal of high-impedance state to said current source array.
- 11. The flat display driving device as claimed in claim 1, further comprising a level shifter array connected between said latch type transmission array and said current source array, for shifting the voltage level of said one line of pixel data output from said latch type transmission array into the voltage level adequate to said current source array.




Fig . 1

 $\frac{2}{6}$





Fig . 2

•					
•					
	·		1		
				·	






Fig . 4




Fig . 5




Fig . 6

INTERNATIONAL SEARCH REPORT

International application No.

PCT/KR 96/00226

	SSIFICATION OF SUBJECT MATTER		· · · · · · · · · · · · · · · · · · ·
IPC ⁶ :	G 09 G 3/28		
According	to International Patent Classification (IPC) or to both	national classification and IPC	
	DS SEARCHED		
	ocumentation searched (classification system followed by	classification symbols)	,
IPC ⁶ :	G 09 G 3/28		
Documentat	ion searched other than minimum documentation to the e	xtent that such documents are included in th	e fields searched
Electronic de	ata base consulted during the international search (name	of data base and, where practicable, search to	erms used)
DERWEI	NT, WPIL		
	,		
C. DOCU	MENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where a	opropriate, of the relevant passages	Relevant to claim No.
A	WO 88/01 098 A1 (COMMTECH INTERI CORPORATION) 11 February 1988 (1	
A	WO 94/15 350 A1 (MICROELECTRONIC TECHNOLOGY CORPORATION) 07 July	1	
,			
		·	
		·	
			•
	•		
		·	
Furthe	r documents are listed in the continuation of Box C.	X See patent family annex.	
"A" docume	categories of cited documents: at defining the general state of the art which is not considered particular relevance	"I" later document published after the inter date and not in conflict with the applic the principle or theory underlying the	ation but cited to understand
	ocument but published on or after the international filing date	considered povel or cannot be considered	
cited to	nt which may throw doubts on priority claim(s) or which is establish the publication date of another citation or other reason (as specified)		
_	nt referring to an oral disclosure, use, exhibition or other		step when the document is
"P" docume	nt published prior to the international filing date but later than	being obvious to a person skilled in th	c art
	nity date claimed	"&" document member of the same patent	
	ectual completion of the international search	Date of mailing of the international sear 12 March 1997 (12.0	
Name and m	railing address of the ISA/ AT	Authorized officer	
AUST Kohl	RIAN PATENT OFFICE	Kunze	
A-10 Facsimile N	014 Vienna	Telephone No. 1/53424/452	

INTERNATIONAL SEARCH REPORT Information on patent family members

International application No. PCT/KR 96/00226

Im Recherchenbericht angeführtes Patentdokument Patent document cited in search report Bocument de brevet cité dans le rapoort de recherche		Datum der Veröffentlichung Publication date Date de publication	Mitglied(er) der Patentfamilie Patent family member(s) Membre(s) de la famille de brevets	Datum der Veröffentlichung Publication date Date de publication	
WO AI	8801098	11-02-88	CN A B7105214 EP A1 316361 US A 4857799 US A 5015912 JF T2 2500065	23-03-88 24-05-89 15-08-89 14-05-91 11-01-90	
WO A1	9415350	07-07-94	AU A1 57402/94 CA AA 2152471 EP A1 676083 EP A2 8546686 US A 55443684 US A 555484 US A 555481	19-07-94 07-09-95 11-10-96 11-12-96-1 12-6-09-96 13-09-96 03-08-97 04-02-97	
			5-40-200 5-40-2	07-07-94 19-07-94 11-07-99-6 11-09-99-6 11-09-99-4 08-119-99-1 11-019-1	